


# **RF\_Controller - FPGA trial**

**Tomasz Czarski, Tomasz Jezynski, Krzysztof Kierzkowski, Ignacy Kudla,  
Zbigniew Luszczak, Ryszard Romaniuk, Wojciech Zabolotny  
(ELHEP Warsaw Group),**


**Arne Burghardt (ASKON),  
Stephan Simrock (TESLA)**


**LLRF meeting - September 19, 2002**

## RF\_Controller - where is located




# RF\_Controller - how it is constructed







**Main test**




## Board Controller




**RF Controller**







## ADC Conditioner



## Matrix Rotation




## LP Filter Set



## LP Filter

## RF\_Controller - what is its performance




Simulated max clock frequency  
of Rf\_ConTroller is 103.85 MHz

$$\text{LATENCY} = \text{ADC\_Latency} + \text{Converter\_Number} + \text{Rf\_CTrl\_Latency} = \\ 3 + 8 + 8 = 19 \text{ periods} \\ = 320 \text{ ns (if clock freq, is 64 MHz)}$$

## **RF\_Controller - what part of FPGA's resources are used**

**(Xilinx demo board contains Virtex II - 3000)**



# **Summary**

**FPGA can do fast pipelined matrix rotation, low pass filter, matrix transformation for rf control with clock ~100 MHZ and latency of 10 periods, very small resource occupancy in case of XC2V3000;**

**system vue of the control to be defined  
(data acquisition, control & monitoring, interfacing);**

**other control (slope of decay phase, Kalman, etc...) tasks should be defined and verified;**

**VHDL description versus Matlab to be evaluated;**

**usage of embedded processor to be evaluated  
(some task should be done there);**

**other FPGA (Stratix) to be evaluated.**